



# MC-4 SERVICE NOTES


First Edition

## SPECIFICATIONS

Memory Capacity	MC-4A [w/out OM-4] apx 3500 notes [16 K byte version] MC-4B [with OM-4] apx 1,2000 notes [48 K byte version]
** OM-4:	optional memory board with interface for MTR-100
Output	4 channels each channel has: CV-1 [0V - 10.42V, 125 steps, 83.3 mV/step] CV-2 [0V - 10.42V, 125 steps, 83.3 mV/step] Gate [off = 0V, on = 12V] MPX [off = 0V, on = 12V] CV [0V - 10.42V] Gate [threshold + 2.5V] Calibration Knob CV [0V - 10.42V] Input [threshold + 2.5V] Output [0 - 5V]
Ext. Input	[0V - 10.42V] [threshold + 2.5V]
Tempo CV Input	[0V - 10.42V] [threshold + 2.5V]
Ext Sync	[0 - 5V]
Total Tune Knob	[+/- 100 cents]
Tempo Knob	[-50% to +100%]
Shift Map	7: CV1 + GATE 8: GATE REWRITE 9: TUNE 4: CV2 5: MPX 1: CV1 2: STEP TIME 3: GATE TIME 0: Available Memory (%)
Dimensions	471 x 348 x 124mm
Weight	6.1kg (MC-4A) 6.3kg (MC-4B)
Power	30 W




# MTR-100



## SIGNALS THROUGH RAM BOARD CONNECTORS

- RS0-RS2 : ADDRESSES A0-A2  
Select one of MT-2 internal 8 registers.
- D0-D7 : PARALLEL BUS  
Transfers 8 bit data from/to MT-2.
- ELCK : SYNC CLOCK derived from CPU CLOCK
- READ : Controls MT-2 MT-2 operations.
- SEL : Signals MT-2 direction of data flow on the data buss.
- +5V : Indicates that CPU names MT-2. Gates Buffers A, B and C.
- SEL : Informs Interface that MT-2 power is ON.



**PROGRAMMABLE PERIPHERAL INTERFACE**  
 24 Programmable I/O Pins  
 BASIC OPERATION

Pin	IO	HS	WR	CS	FUNCTION
P2-14	0	0	1	0	INPUT OPERATION (READ)
P2-13	0	0	1	0	PORT A - DATA BUS
P2-12	0	0	1	0	PORT B - DATA BUS
P2-11	0	0	1	0	PORT C - DATA BUS
P2-10	0	0	1	0	OUTPUT OPERATION
P2-9	0	0	1	0	WRITE
P2-8	0	0	1	0	DATA BUS - PORT A
P2-7	0	0	1	0	DATA BUS - PORT B
P2-6	0	0	1	0	DATA BUS - CONTROL
P2-5	0	0	1	0	DISABLE FUNCTION
P2-4	0	0	1	0	DATA BUS CONDITION
P2-3	0	0	1	0	DATA BUS - STATE
P2-2	0	0	1	0	DATA BUS - STATE
P2-1	0	0	1	0	DATA BUS - STATE

In the MC-4 8255C operates in MODE 0 and 8253 in different MODES.

**PROGRAMMABLE INTERNAL TIMER**  
 3 Independent 16-Bit Counters

Pin	IO	HS	WR	CS	FUNCTION
D1-24	0	0	0	0	Vcc (+5V)
D1-23	0	0	0	0	WR
D1-22	0	0	0	0	RD
D1-21	0	0	0	0	CS
D1-20	0	0	0	0	A1
D1-19	0	0	0	0	A2
D1-18	0	0	0	0	CLK2
D1-17	0	0	0	0	OUT2
D1-16	0	0	0	0	GATE2
D1-15	0	0	0	0	CLK1
D1-14	0	0	0	0	GATE1
D1-13	0	0	0	0	OUT1
D1-12	0	0	0	0	GND

Pin	IO	HS	WR	A1	A2	FUNCTION
CS	0	1	0	0	0	Load Counter No. 0
RD	0	1	0	0	1	Load Counter No. 1
WR	0	1	0	0	1	Load Counter No. 2
CS	0	1	0	1	1	Write Mode Word
RD	0	1	0	1	0	Read Counter No. 0
WR	0	1	0	1	0	Read Counter No. 1
CS	0	1	0	1	1	Read Counter No. 2
RD	0	1	1	1	1	No-Operation 3-Store
WR	0	1	1	1	1	Disable 3-Store
CS	0	1	1	1	1	No-Operation 3-Store

**ADDRESS BUS**  
 A14, A15 Used to select the following memory blocks through respective Address Decoders.

- Address Decoder**
- IC32-IC36 Memory
  - IC10, IC12 ROMs on CPU Board
  - IC1-IC8, IC16-IC23 RAMs on CPU Board
  - IC24, IC25 IC1-IC8, IC16-IC23 RAMs on RAM Board

**AO-A7** Used to select I/O Devices through Port Address Decoder IC57 on CPU Board. (See I/O MAP right)

- IC29 [70] D/A, MODE LED Display, DIN OUT, A/D IN, Clock Out, CYCLE SW IN
- IC30 [40] Timing Signals generation, Total Time measurement
- IC58 [60] Key Scanning, Dot Display, Metronome, Mode sw IN, DIN IN

The numbers [40], [60] and [70] above, also shown in the CPU circuit diagram, are abbreviated I/O device numbers in hex. to be represented on address bus, that is x x 4 x, x x 6 x and x x 7 x. If bits 0111 (7) appear on A7-A4, IC57 selects IC29. Then bits on A1-A0 will cause one of the following in IC29 to be selected; 00-Port A, 01-Port B, 10-Port C and 11-Control Word Register. Similarly, if 0100 (4) are on A7-A4, IC57 selects IC30, and 00 on A1-A0 Counter 0.

I/O MAP	IC30	EXT	IC29
IC30	8253		
EXT	MTR-100		
IC58	8255		
IC29	8255		

**DATA BUS**  
 Used to transfer Instructions and Data to/from I/O Devices and RAMs.

4MHz, square Clock signal derived from divide-by-2 divider IC18

**WAIT** Used to keep the CPU wait for 1 clock cycle to provide enough performance time for relatively low speed ROM and RAM being accessed by the CPU.

**INT** Indicates Fetch cycle.

**RESET** Used to reset and start the CPU from a power down condition resulting from failure or initial start-up of the processor.

# CIRCUIT DESCRIPTION

## CPU BOARD

When CPU is initialized with power-on RESET signal, it wants to read operational program (software - instruction) stored at address (0000) to start controlling the MC-4.

With G<sub>5</sub> on the address bit (A11-A15) and MREQ, ROM Address Decoder IC60 selects ROM IC36 which in turn transfers data from accessed memory cells to D0-D7. CPU proceeds steps with fetched instruction.

The following is one of steps will be done.

- (1) To transfer data to or from RAMs
- (2) To transfer data to or from I/O ports or Programmable Timer




Fig. 1

### (1) Accessing to RAMs (IC1-IC8)

The CPU places RAM address onto Address bus, then outputs necessary signals as shown in Fig. 2.

Eight 16K x 1 bit RAMs are connected in parallel to form a 16K x 8 bit RAM block. The 14 address bits required to decode 1 of the 16,384 cell locations within M5K41116 are multiplexed onto 7 address inputs (A0-A6) of RAMs. First, lower order 7 bits are fed to RAMs through RAM Address Multiplexers (IC9 and IC11) and latched into the RAMs' on-chip address latches by RAS. Second, higher order 7 bits are fed to the RAMs when SEL pins of IC9 and IC11 go low by the delayed MREQ coming through pin 8 of IC12. These 7 bits are latched into RAMs' chips with CAS and via RAM Address Decoders (IC10 and IC12), and an access to RAMs completes. Data are stored into selected cells by a combination of WRITE and CAS, or retrieved from the memories in a read cycle in which CAS is active low.

### (2) Accessing to Timer IC30 or I/O Ports IC29 and IC58

The CPU places port address (lower order 8 bits, A0-A7) onto the address bus, then outputs IORQ, etc. as shown in Fig. 3. As previously explained in CPU terminal functions "ADDRESS BUS", Port Address Decoder (IC57) selects the device which in turn reads or writes data.

ADDRESS	MAP
0000	ROM [A] IC36
	ROM ARBA
27FF	ROM [E] IC32
	BLANK
4000	IC1 - IC8 (CPU BOARD)
	RAM ARBA
8000	IC1 - IC8 (RAM BOARD)
	IC16 - IC23 (RAM BOARD)
FFFF	

## D/A CONVERTER

The digital outputs from the PORT A of INTERFACE (IC29) are level-shifted by the transistors (TR5-TR11), pass through the CMOS INVERTERS (IC27, IC28), and undergo addition by the weighing resistors to become an analog voltage. Since the MC-4 has eight CVs, eight data are sampled in the time sharing system by the 4051 DMPX (IC46), held by the 081 (IC47-IC54) and output to the output jacks. The resolution of the D/A converter is 1/12V, which corresponds to a half-tone step voltage.

The resistance error at the most significant bit, which affects the output error most significantly, is corrected by adjusting the VR3.

The VR2, equivalent to the width control of a synthesizer, should be adjusted so that the output changes in 1/12V step. The VR4 is used for offset adjustment of IC25.

For the GATES (GT1-GT4) and MPXs (MPX1-MPX4), digital data are sampled by IC43 in the time sharing system (see Fig. 4).




Fig. 4

## CMT BLOCK

This block is composed of the input/output circuits for CMT DATA and TAPE SYNC CLOCK. The selection of CMT mode (CMT DATA) and PLAY mode (TAPE SYNC) is done by the hardware (IC41).

The output section delivers an approximately 2.1KHz signal when the DIGITAL DATA is H and an approximately 1.3KHz signal when the data is L (see Fig. 5).




Fig. 2




Fig. 3




Fig. 5




Fig. 6

For frequency modulation, IC42 is wired as a function generator whose frequency shifts to the other as R121 is connected to disconnected from charging/discharging time constant by FET SW (TR15).

The zener diodes (D11, D12) are used to prevent the output of the comparator OP amp (operating on +12V and -15V) from becoming unbalanced and to keep the duty ratio of the oscillation square waveform to 50%. At the input section, a signal from the CMT/SYNC IN passes through a passive band-pass filter and is amplified by the OP amp (IC23). The signal further passes through a diode limiter, is amplified by IC22 and is separated into a signal for control and a signal for demodulation. The signal for demodulation is demodulated by the PLL (IC19) and the comparator (IC20) and is read via the 8255 INTERFACE (IC58).

The signal for control passes through a rectification circuit and is applied to the transistor switches (TR2, TR3) to set TP3 in active state. (While the CMT or SYNC signal is not inputted, TP3 is fixed at L level.) (See Fig. 6.)

## CONTROL BOARD

### DOT DISPLAY, SHIFT LEDs, KEY SWITCHES

These circuits are configured in separate matrices in a conventional fashion but one dimension of these share the same output pins of an address decoder IC1.

The address decoders (IC1 and IC2 in combination) places an L at output pins in sequence in synrathy with NM1 clock brought into the pin of CPU as shown in Fig. 7. The following description will explicates Dot Display only since Shift LEDs- and KEY- scanning are self explanatory.




Fig. 7

### DOT DISPLAY

Character signal consisting of 5 x 7 dots from the Dot Matrix Decoder IC9 is applied to fluorescent lamp indicator 18-MD-02Z in which the same dots in the individual digits are connected in parallel and led out as a common terminal, and the digit electrodes have individual leads (G1-G15) for external connection.

Although the same dot signals are fed to all digits simultaneously, only one digit whose grid is now H is allowed to illuminate — called dynamic lighting. But for human eyes those flickers are not perceptible.

Since filament laid across the tube serves as a common cathode for all digits, DC heating will cause brightness imbalance among digits due to potential variations between electrodes and the anathode.

### METRONOME


Output from oscillator IC7 is shaped into metronome-like sound with percussive envelope developed in TR35, C5 and R116 circuit.

### TEMPO CLOCK GENERATOR


When nothing is connected to the TEMPO CV Jack, a constant DC voltage of approximately 4.17V is applied to pin 5 of IC6 when the TEMPO control is set at the center. The voltage is applied to the VCO through IC6 and IC5, and the VCO oscillates at approximately 100KHz. Since the VCO's oscillation frequency changes linearly to the input voltage, when the input voltage is doubled, the oscillation frequency is also doubled. When the linearity is improper (especially at the high frequency range), the slew rate of IC3 is slow or TR31 is defective in most cases.

When an external CV is applied to the TEMPO CV IN Jack, the TEMPO CLOCK is subjected to frequency modulation.





NOTES: 1. UNLESS OTHERWISE SPECIFIED  
 ALL NPW TRANSISTORS ARE 2SA 1015GR  
 ALL FETS ARE 2SK 30A6R  
 ALL DIODES ARE 1S 2473  
 ALL CAPS ARE 1S 2473  
 ALL RES ARE 1% (60-90-100-150)  
 IC 10 & 15  
 IC 11 & 12  
 IC 13 & 14  
 IC 15 & 16  
 IC 17 & 18  
 IC 19 & 20  
 IC 21 & 22  
 IC 23 & 24




HIGHEST REFERENCE NUMBER  
 VACANT NUMBER  
 2. HIGHEST REFERENCE NUMBER  
 VACANT NUMBER

RAM: IC1-IC8  
 ROM: IC9-IC18


IC1-IC8 IN/OUT  
 IC9-IC18 IN/OUT

IC10 LS138  
 IC11 LS139  
 IC12 LS139  
 IC13 PDS70-1  
 IC14 LS74  
 IC15 LS74  
 IC16 7805  
 IC17 7905  
 IC18 LS74  
 IC19 LS74  
 IC20 LH565C  
 IC21 LH565C  
 IC22 LS74  
 IC23 MS6278  
 IC24 LS138





NOTE: UNLESS OTHERWISE SPECIFIED ALL PIN TRAILS ARE 100 MILS



6	START/STOP	DIN IN
5	CONT	DIN IN
4	CK	DIN IN
3	START/STOP	DIN OUT
2	CONT	DIN OUT
1	CK	DIN

10	D-GND
9	D-GND
8	+5V
7	+5V
6	-22V
5	-22V
4	A-GND
3	A-GND
2	+12V
1	+12V

1	GND
2	GND
3	+5V
4	+5V

33	-	-
32	+5V	-
31	R57	-
30	R58	-
29	R59	-
28	R60	-
27	R61	-
26	R62	-
25	R63	-
24	R64	-
23	R65	-
22	R66	-
21	R67	-
20	R68	-
19	R69	-
18	R70	-
17	R71	-
16	R72	-
15	R73	-
14	R74	-
13	R75	-
12	R76	-
11	R77	-
10	R78	-
9	R79	-
8	R80	-
7	R81	-
6	R82	-
5	R83	-
4	R84	-
3	R85	-
2	R86	-
1	R87	-

1	FEEDBACK	ACK
2	ACK	ACK
3	ACK	ACK
4	ACK	ACK
5	ACK	ACK
6	ACK	ACK
7	ACK	ACK
8	ACK	ACK
9	ACK	ACK
10	ACK	ACK
11	ACK	ACK
12	ACK	ACK
13	ACK	ACK
14	ACK	ACK
15	ACK	ACK
16	ACK	ACK
17	ACK	ACK
18	ACK	ACK
19	ACK	ACK
20	ACK	ACK
21	ACK	ACK
22	ACK	ACK
23	ACK	ACK
24	ACK	ACK
25	ACK	ACK
26	ACK	ACK
27	ACK	ACK
28	ACK	ACK
29	ACK	ACK
30	ACK	ACK
31	ACK	ACK
32	ACK	ACK
33	ACK	ACK


34	ACK	ACK
35	ACK	ACK
36	ACK	ACK
37	ACK	ACK
38	ACK	ACK
39	ACK	ACK
40	ACK	ACK
41	ACK	ACK
42	ACK	ACK
43	ACK	ACK
44	ACK	ACK
45	ACK	ACK
46	ACK	ACK
47	ACK	ACK
48	ACK	ACK
49	ACK	ACK
50	ACK	ACK
51	ACK	ACK
52	ACK	ACK
53	ACK	ACK
54	ACK	ACK
55	ACK	ACK
56	ACK	ACK
57	ACK	ACK
58	ACK	ACK
59	ACK	ACK
60	ACK	ACK
61	ACK	ACK
62	ACK	ACK
63	ACK	ACK
64	ACK	ACK
65	ACK	ACK
66	ACK	ACK
67	ACK	ACK
68	ACK	ACK
69	ACK	ACK
70	ACK	ACK
71	ACK	ACK
72	ACK	ACK
73	ACK	ACK
74	ACK	ACK
75	ACK	ACK
76	ACK	ACK
77	ACK	ACK
78	ACK	ACK
79	ACK	ACK
80	ACK	ACK
81	ACK	ACK
82	ACK	ACK
83	ACK	ACK
84	ACK	ACK
85	ACK	ACK
86	ACK	ACK
87	ACK	ACK
88	ACK	ACK
89	ACK	ACK
90	ACK	ACK
91	ACK	ACK
92	ACK	ACK
93	ACK	ACK
94	ACK	ACK
95	ACK	ACK
96	ACK	ACK
97	ACK	ACK
98	ACK	ACK
99	ACK	ACK
100	ACK	ACK

WIRING DATA TABLE


Pin No.	Signal I/O	Description
1	NC	Dot display output
2	NC	"
3	D <sub>15</sub>	Dot display output
4	D <sub>14</sub>	Dot display output
5	D <sub>13</sub>	Dot display output
6	D <sub>12</sub>	Dot display output
7	D <sub>11</sub>	Dot display output
8	GND	"
9	D <sub>10</sub>	Dot display output
10	D <sub>9</sub>	Dot display output
11	D <sub>8</sub>	Dot display output
12	D <sub>7</sub>	Dot display output
13	D <sub>6</sub>	Dot display output
14	D <sub>5</sub>	Dot display output
15	D <sub>4</sub>	Dot display output
16	NC	"
17	NC	"
18	D <sub>3</sub>	Dot display/output
19	D <sub>2</sub>	Dot display/output
20	D <sub>1</sub>	Dot display/output
21	D <sub>15</sub>	Dot display/output
22	D <sub>14</sub>	Dot display/output
23	D <sub>13</sub>	Dot display/output
24	D <sub>12</sub>	Dot display/output
25	D <sub>11</sub>	Dot display/output
26	D <sub>10</sub>	Dot display/output
27	D <sub>9</sub>	Dot display/output
28	D <sub>8</sub>	Dot display/output
29	D <sub>7</sub>	Dot display/output
30	D <sub>6</sub>	Dot display/output
31	Signal I/O	Description

1	ACK	ACK
2	ACK	ACK
3	ACK	ACK
4	ACK	ACK
5	ACK	ACK
6	ACK	ACK
7	ACK	ACK
8	ACK	ACK
9	ACK	ACK
10	ACK	ACK
11	ACK	ACK
12	ACK	ACK
13	ACK	ACK
14	ACK	ACK
15	ACK	ACK
16	ACK	ACK
17	ACK	ACK
18	ACK	ACK
19	ACK	ACK
20	ACK	ACK
21	ACK	ACK
22	ACK	ACK
23	ACK	ACK
24	ACK	ACK
25	ACK	ACK
26	ACK	ACK
27	ACK	ACK
28	ACK	ACK
29	ACK	ACK
30	ACK	ACK
31	ACK	ACK
32	ACK	ACK
33	ACK	ACK
34	ACK	ACK
35	ACK	ACK
36	ACK	ACK
37	ACK	ACK
38	ACK	ACK
39	ACK	ACK
40	ACK	ACK
41	ACK	ACK
42	ACK	ACK
43	ACK	ACK
44	ACK	ACK
45	ACK	ACK
46	ACK	ACK
47	ACK	ACK
48	ACK	ACK
49	ACK	ACK
50	ACK	ACK
51	ACK	ACK
52	ACK	ACK
53	ACK	ACK
54	ACK	ACK
55	ACK	ACK
56	ACK	ACK
57	ACK	ACK
58	ACK	ACK
59	ACK	ACK
60	ACK	ACK
61	ACK	ACK
62	ACK	ACK
63	ACK	ACK
64	ACK	ACK
65	ACK	ACK
66	ACK	ACK
67	ACK	ACK
68	ACK	ACK
69	ACK	ACK
70	ACK	ACK
71	ACK	ACK
72	ACK	ACK
73	ACK	ACK
74	ACK	ACK
75	ACK	ACK
76	ACK	ACK
77	ACK	ACK
78	ACK	ACK
79	ACK	ACK
80	ACK	ACK
81	ACK	ACK
82	ACK	ACK
83	ACK	ACK
84	ACK	ACK
85	ACK	ACK
86	ACK	ACK
87	ACK	ACK
88	ACK	ACK
89	ACK	ACK
90	ACK	ACK
91	ACK	ACK
92	ACK	ACK
93	ACK	ACK
94	ACK	ACK
95	ACK	ACK
96	ACK	ACK
97	ACK	ACK
98	ACK	ACK
99	ACK	ACK
100	ACK	ACK

1	ACK	ACK
2	ACK	ACK
3	ACK	ACK
4	ACK	ACK
5	ACK	ACK
6	ACK	ACK
7	ACK	ACK
8	ACK	ACK
9	ACK	ACK
10	ACK	ACK
11	ACK	ACK
12	ACK	ACK
13	ACK	ACK
14	ACK	ACK
15	ACK	ACK
16	ACK	ACK
17	ACK	ACK
18	ACK	ACK
19	ACK	ACK
20	ACK	ACK
21	ACK	ACK
22	ACK	ACK
23	ACK	ACK
24	ACK	ACK
25	ACK	ACK
26	ACK	ACK
27	ACK	ACK
28	ACK	ACK
29	ACK	ACK
30	ACK	ACK
31	ACK	ACK
32	ACK	ACK
33	ACK	ACK
34	ACK	ACK
35	ACK	ACK
36	ACK	ACK
37	ACK	ACK
38	ACK	ACK
39	ACK	ACK
40	ACK	ACK
41	ACK	ACK
42	ACK	ACK
43	ACK	ACK
44	ACK	ACK
45	ACK	ACK
46	ACK	ACK
47	ACK	ACK
48	ACK	ACK
49	ACK	ACK
50	ACK	ACK
51	ACK	ACK
52	ACK	ACK
53	ACK	ACK
54	ACK	ACK
55	ACK	ACK
56	ACK	ACK
57	ACK	ACK
58	ACK	ACK
59	ACK	ACK
60	ACK	ACK
61	ACK	ACK
62	ACK	ACK
63	ACK	ACK
64	ACK	ACK
65	ACK	ACK
66	ACK	ACK
67	ACK	ACK
68	ACK	ACK
69	ACK	ACK
70	ACK	ACK
71	ACK	ACK
72	ACK	ACK
73	ACK	ACK
74	ACK	ACK
75	ACK	ACK
76	ACK	ACK
77	ACK	ACK
78	ACK	ACK
79	ACK	ACK
80	ACK	ACK
81	ACK	ACK
82	ACK	ACK
83	ACK	ACK
84	ACK	ACK
85	ACK	ACK
86	ACK	ACK
87	ACK	ACK
88	ACK	ACK
89	ACK	ACK
90	ACK	ACK
91	ACK	ACK
92	ACK	ACK
93	ACK	ACK
94	ACK	ACK
95	ACK	ACK
96	ACK	ACK
97	ACK	ACK
98	ACK	ACK
99	ACK	ACK
100	ACK	ACK



L12048 (Top View)  
5 x 7 DOT MATRIX DECODER  
(Surface mounted at foil side)



NOTE: UNLESS OTHERWISE SPECIFIED  
 ALL PNP TRANSISTORS ARE 2SA1115/16  
 ALL NPN TRANSISTORS ARE 2N4114/16/17  
 ALL DIODES ARE 1N4148

START STOP  
 PWR CONTROL










JAN.13,1982

**JACK BOARD**  
OPH142(149H142)  
(pcb 052H285C)



**CONNECTOR BOARD**  
OPH144(149H144)  
(pcb 052H331)


Connector FCN-704Q034 AU/L  
052H331





# ADJUSTMENT

## CPU BOARD




- 1 -15V
- 1-1 Connect digital voltmeter (DVM) across TP5 and TP2 (GND).
- 1-2 Adjust VR1 for  $-15.000 \pm 2mV$ .

## 2 D/A OFFSET

- 2-1 Set controls:  
TOTAL TUNE - center  
CYCLE - OFF  
SYNC - INT

2-2 ----- POWER ON.

- 2-3 Write CV1 and CV2 data 0 (0V) for CH1 to CH4, following the flow chart shown right.



- 2-4 Shift the DVM lead to TP-1.

- 2-5 ----- Flip MODE switch for PLAY mode.

- 2-6 ----- Push ENTER.

- 2-7 Adjust VR4 for 0.000V. (0.000 to 0.099V)

Keep the CV data for the next adjustment.

## 3 CV OFFSET

This adjustment follows the preceding.


- 3-1 Insert plug with DVM into a CV jack.
- 3-2 Adjust related VR for 0.000V (0 to +0.2mV).
- 3-2 Repeat the step for the remainder.

CH-	4	3	2	1
CV2	11	12	13	14
CV1	7	8	9	10

VR

## 4 D/A WIDTH

- 4-1 Turn power off then on.
- 4-2 Connect DVM to CH-1 CV1 jack.
- 4-3 Enter the CV data 0-120 in 12 increments.
- 4-4 Hereafter, pushing FWD button will change data (and CH-1 CV1 at the jack) and display by 12 at every step as shown below. Note that the data displayed on indicator lamp precedes actual data by one step.



Data displayed      Actual CV1 (To be  $\pm 1mV$ )  
voltage

12	0	0.000
24	12	1.000
36	24	2.000
48	36	3.000
60	48	4.000
72	60	5.000
84	72	6.000
96	84	7.000
108	96	8.000
120	108	9.000
...	120	10.000
( 0	120	10.000 )

- 4-5 Adjust VR2 to the table above.

Use VR3 to compensate for higher CV only (data 72 and above).








# MTR-100 SERVICE NOTES

First Edition

## SPECIFICATIONS

- Memory Capacity ..... 250 K bytes (Each side of a tape)
- Dimensions ..... 218 x 348 x 118 mm
- Weight ..... 3.4 Kg
- Power ..... 25 W (Dom), 30 W (Exp)
- Accessories ..... Connection cable x 1  
Data cassette x 1




## PARTS LIST

CHASSIS		POTENTIOMETER	
061H129	Chassis H129 (MAIN)	TRIMMER	
061H130	Chassis H130	13299109	1KB (SR19R)
PANEL		RESISTOR	
072H089	PANEL H89	MO-4S	
107H062	Cushion H62	13839146F0	1.0Ω (3W)
048H026	Heat sink H26	13839147F0	1.5Ω (3W)
083H039	Side panel (right) H39	CONNECTOR	
083H040	Side panel (left) H40	13439178	FCN-7D40034-AU/L 34 pin
053H135	Flat cable H135	13439123	5045-07A
053H136	Flat cable H136	13439180	5273-07A
CASSETTE UNIT		POWER TRANSFORMER	
12439602	MT-2	022H046J	PTH-046J 100V
POWER SWITCH		022H046C	PTH-046C 117V 3P CSA
13149103	2W X11	022H046D	PTH-046D 220V, 240V
PCB		FUSE	
146H068	Power supply board PSH68 100/117V (pcb 052H334)	12559133	MGP1.0A
146H069	Power supply board PSH69 220/240V (pcb 052H334)	12559532	CEE T630mA
149H160	LED board OPH160 (pcb 052H336)	12559514	CEE T2.0A
149H145	Connector board (pcb 052H331)	12559516	CEE T3.15A
SEMICONDUCTOR		NOISE FILTER	
IC		12449219	ZG81201-11 (100/117V)
15199101F0	μA7230C	12449220	ZMB2201-13 (220/240V)
TRANSISTOR		OTHERS	
15129114	2SC1815-GR	2215050300	Long nut #3 (18mm)
15129825	2SD844-O	2215050100	Long nut #1 (10mm)
DIODE			
15029103	TLR124 (LED)		
15019103	1S2473		
15019250	DS58N-M		
15019634	RD3.9EB		

**MTR-100**


**POWER SUPPLY BOARD**  
**PSH68(146H068) 100/117V/PSH69(146H069) 220/240V**  
 (pcb 052H334)



**ADJUSTMENT**

Measurements must be done without disconnecting connector housing.

1. Adjust VR1 for +5.00V.
2. Adjust VR2 for +12.00V.
3. Confirm RESET Signal at Pin 14 upon power ON.



**NOTE:** MT-2 is, as a whole, named maker-only-repairable component. The Roland Company will promptly supply the replacement or repair the unit upon reception. Please do not disassemble the unit in question as this will void the service policy. Return complete MT-2 with a tag identifying the unit by using the model version and serial number of the MTR-100 in which it is used.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

