

MC14013B



DUAL TYPE D FLIP-FLOP

TRUTH TABLE



INPUTS				OUTPUTS	
CLOCK ¹	DATA	RESET	SET	Q	\bar{Q}
	0	0	0	0	1
	1	0	0	1	0
	X	0	0	Q	\bar{Q}
X	X	1	0	0	1
X	X	0	1	1	0
X	X	1	1	1	1

No Change

X = Don't Care
1 = Level Change



μPD650C (Top View)



BLOCK DIAGRAM


μPD650C-085 FUNCTIONAL DESCRIPTION

No.	Description
PH (Port H)	Scanning signal outputs to switches Switching signal outputs to STATUS BUFFER & GATE
PA (Port A)	Switch scanning signal inputs STATUS (TEMPO CLOCK, START/STOP, TAP) inputs
PB (Port B)	Inputs from STEP Switches (RHYTHM SELECT Switches)
PG (Port G)	Drive signals to STEP LEDs
PE (Port E)	I/II Memory bank select
PD (Port D)	MEMORY ADDRESSES These pins use CE from ADDRESS Decoder to select cells in RAM to be accessed
PF (Port F)	Rhythm numbers
PC (Port C)	Step numbers
PI (Port I)	Data Inputs/Outputs

No.	Description
CH	INSTRUMENT DATA These data need COMMON TRIG to trigger Sound Generators being designated
OH	
CY	
HT	
LT	
SD	
BD	
AC	
PI	Memory WE Memory CE (associated with PE-2, 3 at ADDRESS DECODER) Trigger Pulse (INSTRUMENT) output


SUB BOARD

581-484C
(PCB 291-494C)






SWITCH BOARD

(PCB 291-492C)






581-485C






MAIN BOARD



- ALL NPN TRANSISTORS ON THE MAIN BOARD AND THE SUB BOARD ARE 2SC99
- ALL PNP TRANSISTORS ON THE MAIN BOARD AND THE SUB BOARD ARE 2SA7
- ALL NPN TRANSISTORS ON THE SW. BOARD ARE 2SC202
- ALL PNP TRANSISTORS ON THE SW. BOARD ARE 2SA937
- ALL DIODES ARE 1S2473
- ALL OP AMP'S ARE JRC2904
- IC15 uPC4558



1/4 C 110 -> CR 97
 8/4 C 329 -> CR 308
 15/4 C 330 -> CR 305